

Notice of References Cited

Application/Control No.

09/660,026

Applicant(s)/Patent Under
Reexamination
CHOWDHURY ET AL.

Examiner

Morella I Rosales-Hanner

Art Unit

2128

Page 1 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,553,002	09-1996	Dangelo et al.	716/11
	B	US-5,870,588	02-1999	Rompaey et al.	395/500
	C	US-5,724,504	03-1998	Aharon et al.	395/183.09
	D	US-5,600,579	02-1997	Steinmetz, Jr.	364/578
	E	US-5,740,086	04-1998	Yoshio Komoto	364/580
	F	US-6,141,630	10-2000	McNamara et al.	703/14
	G	US-6,053,947	04-2000	Dale F. Parson	703/14
	H	US- 6,173,241 B1	01-2001	Trumberger	703/13
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ho, R.C.; Han Yang, C.; Horowitz, M.A.; Dill, D.L., "Architecture validation for processors" Computer Architecture, 1995. Proceedings. 22nd Annual International Symposium on , 22-24 June 1995 Pages:404 - 413
	V	Grinwald, R.; Harel, E.; Orgad, M.; Ur, S.; Ziv, A., "User defined coverage-a tool supported methodology for design verification" Design Automation Conference, 1998. Proceedings , 15-19 June 1998 Pages:158 - 163
	W	Raghavan, R.; Baumgartner, J., "CoveT: a coverage tracker for collision events in system verification" Performance, Computing and Communications, 1998. IPCCC '98., IEEE International , 16-18 Feb. 1998 Pages:172 - 177
	X	Moundanos, D.; Abraham, J.A.; Hoskote, Y.V., "Abstraction techniques for validation coverage analysis and test generation" Computers, IEEE Transactions on , Volume: 47 , Issue: 1 , Jan. 1998 Pages:2 - 14

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/660,026

Applicant(s)/Patent Under
Reexamination
CHOWDHURY ET AL.

Examiner

Morella I Rosales-Hanner

Art Unit

2128

Page 2 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Dawson, C.; Pattanam, S.K.; Roberts, D., "The Verilog Procedural Interface for the Verilog Hardware Description Language" Verilog HDL Conference, 1996. Proceedings., 1996 IEEE International , 26-28 Feb. 1996 Pages:17 - 23
	V	The following web pages from TransEDA: http://web.archive.org/web/19990225100008/http://www.transeda.com/products/indexl.html http://web.archive.org/web/19990127151441/http://www.transeda.com/products/vs_detail.html
	W	http://web.archive.org/web/19990420103520/http://www.transeda.com/products/vs_state.html http://web.archive.org/web/19980702103732/http://www.transeda.com/products/vs_branch.html
	X	http://web.archive.org/web/19990420070435/http://www.transeda.com/products/vs_cond.html http://web.archive.org/web/19990420101614/http://www.transeda.com/products/vs_path.html

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/660,026

Applicant(s)/Patent Under
Reexamination
CHOWDHURY ET AL.

Examiner

Morella I Rosales-Hanner

Art Unit

2128

Page 3 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	http://web.archive.org/web/19990420113203/http://www.transeda.com/products/vs_togg.html <input type="checkbox"/> http://web.archive.org/web/19990420092512/http://www.transeda.com/products/vs_gui.html
	V	http://web.archive.org/web/19990420122133/http://www.transeda.com/products/vs_trace.html
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.